Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/NXP Semiconductors/LPC18xx/SPIFI/CLIMIT#0x0
SPIFI cache limit register
Zero-based upper limit of cacheable memory
https://github.com/cmsis-svd/cmsis-svd-data